FPGA Accelerator of Algebraic Quasi Cyclic LDPC Codes for nand Flash Memories

نویسندگان

  • Syed Azhar Ali Zaidi
  • Abuduwaili Tuoheti
  • Maurizio Martina
  • Guido Masera
چکیده

Error correction in high density multilevel cell NAND flash memories is of great concern and Low-DensityParity-Check (LDPC) codes are attracting much interest due to their Shannon-capacity-approaching behavior. In this work, the error performance of very large block length quasi-cyclic (QC) LDPC codes is evaluated through a high speed FPGA based emulator. A novel algebraic QC-LDPC code of rate 0.96 is also proposed for the 8 KB page size of NAND flash memory and its performance is shown. At a frame error rate (FER) of 10−9, the constructed code achieves a coding gain of 0.15 dB with respect to the previously proposed Euclidean geometry QC-LDPC code and does not suffer from any error floor.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Efficient FPGA-based Architectures of Finite Alphabet Iterative Decoders for Flash Memories

We present finite alphabet iterative decoders (FAIDs) for hard-decision decoding and 2-bit precision softdecision decoding of column-weight-four low-density paritycheck (LDPC) codes which are applicable for flash memories, and discuss their hardware implementations on FPGA. We show that 3-bit FAIDs provide superior error-rate performance in the error floor compared to 4-bit and 5-bit offset-min...

متن کامل

Secure NAND Flash Architecture Resilient to Strong Fault-Injection Attacks Using Algebraic Manipulation Detection Code

Multi-level cell (MLC) NAND flash memories are widely used because of their high data transfer rate, large storage density and long mechanical durability. Linear error correcting codes (ECC) such as Reed-Solomon (RS) codes and Bose-Chaudhuri-Hocquenghem (BCH) codes are often used for error correction. Although linear codes can efficiently detect and correct random errors, they are not sufficien...

متن کامل

An Alternative FPGA Implementation of Decoders for Quasi-Cyclic LDPC Codes

Due to their Shannon-limit-approaching performance and low-complexity decoding, low-density parity-check (LDPC) codes have been used for forward error correction in a broad-range of communication and storage systems. In addition to its low-complexity, the iterative decoding algorithm used for decoding LDPC codes is inherently parallel. To exploit the parallelism at a larger extent, a significan...

متن کامل

Design and Implementation of FPGA System to Reduce Reed- Solomon Errors

The data reliability has become an important issue in most communication and storage systems for high speed operation and mass data process. Various error correction code are provided for improving data reliability. A Reed-Solomon code is quite suitable for burst errors, but in case of random errors, it has some difficulty. For MLC NAND flash memories, BoseChaudhuriHocquenghem (BCH) codes are f...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • IEEE Design & Test

دوره 33  شماره 

صفحات  -

تاریخ انتشار 2016